Size: a a a

FPGA technical questions

2020 January 15

GP

Grigory Polushkin in FPGA technical questions
The latest ISE is 14.7
источник

K

Konstantin in FPGA technical questions
источник
2020 January 16

RB

Roman Belenkov in FPGA technical questions
Hello!  What is the maximum transmit / receive bandwidth on pcie avmm Cyclone V core without DMA?  4 lines, Gen 2. Avmm bus 128 bit, 125 MHz
источник
2020 January 20

GM

Gus Martin in FPGA technical questions
Greetings to everyone, I'm so happy to inform you all about an expert Forex trader who trades with good strategies, great returns and easy profit withdrawal. Mr Roberto Mario has been my account manager since after my first successful withdrawal in his trading platform, he gives my login details to monitor my trade anytime and make withdrawal myself. I decided to share this here to help others too.
Connect with him 👇👇👇👇

https://t.me/joinchat/AAAAAFbbJOM3VV8_Ain-kQ

@ROBERT0MARIO

WhatsApp +13216216033
источник

A

Andrey S in FPGA technical questions
источник

K

Konstantin in FPGA technical questions
Short click on the message, report, spam
источник

I

Ivan in FPGA technical questions
Package UtilsPkg;
//something
Endpacage

Q: when I 'import UtilsPkg::*' in several modules all testbenchers say 'conflict with previous package declaration of UtilsPkg'
источник

I

Ivan in FPGA technical questions
Do I must include the package or import it?
источник

I

Ivan in FPGA technical questions
UtilsPkg:
function int GetBitNun(input int sz);
int nBits=1;
while(sz > 2**nBits)
nBits+=1;
return nBits;
end function //GetBitNum
источник

I

Ivan in FPGA technical questions
4ex:
FILE_SIZE 32
ADDR_WIDTH GetBitNum('FILE_SIZE)
источник

K

Konstantin in FPGA technical questions
Include is a pre-processor directive "copy paste this file here". So when you make include, you literally define the same package in different places. That's the reason of your conflict
источник
2020 January 22

I

Ivan in FPGA technical questions
Konstantin
Include is a pre-processor directive "copy paste this file here". So when you make include, you literally define the same package in different places. That's the reason of your conflict
I tried include and import and I take the same result. The true message I'll send later.
I use AldecHdl
источник
2020 January 23

j

james in FPGA technical questions
The most difficult thing I have ever experienced in life was trading with the wrong traders while thinking they are the best. I have lost a lot of money to fake manager while thinking they are right it wasn't easy for me since then so I decided to stop it but because of the zeal I have for trading I decided to keep on searching until my childhood friend (liam) told me about Mr lawson who happened be his manager. When he told about the income he has received from his trading I was really impressed and surprised so I decided to contact him. I told him to really help me. And I told him the problem I have faced with scammers. He promised and gave me his words after 4 days of trading while waiting he sent my profit I was shocked and I quickly called him to confirm if he sent it to me he said "yes" I was really happy and surprised is this real.that is just the major reason I'm to tell you. don't invest with the wrong people Mr @lawson_Brandt is the best  Contact him now
https://t.me/joinchat/AAAAAFEN3Ig-RQTP5sfCHQ
источник
2020 January 26

C

Carlos in FPGA technical questions
Could someone help me with this?
источник

C

Carlos in FPGA technical questions
источник

C

Carlos in FPGA technical questions
I'm porting VUnit to XSim
источник

RC

RISHABH CHAKRABARTY in FPGA technical questions
Has anyone here worked on the wireless open access research platform before?
источник

R

Ruslan in FPGA technical questions
Carlos
Could someone help me with this?
I'm not familiar enough with xsim, but maybe your cmdline for launching simulation lacks some dumping option? And therefore database is empty
источник
2020 January 28

S

SR in FPGA technical questions
Please tell me:
How to know testcases are passed at last phase in uvm
источник

S

SR in FPGA technical questions
I want to see log messages only reached to last phase
источник