В рейтинге участвует:

групп:

каналов:

Виртуальный сервер на SSD - недорого!

Аренда выделенных и виртуальных серверов (VDS/VPS), хостинг, аренда IP-адресов, администрирование, круглосуточная поддержка

qwarta.ru подробнее

Резервное копирование с проверкой на вирусы!!!

Удобный сервис создания резервных копий на любой сервер сети интернет. Отслеживайте изменения, проверяйте на вирусы. Надежно защитите свой бизнес!

go.backupland.com

Выбираете сервер? Любая конфигурация на заказ!

Аренда физических серверов любых конфигураций под любые запросы - 1С бухгалтерия, игровые сервера, нагруженные проекты, интернет-магазины!

qwarta.ru подробнее

Size: a a a

FPGA technical questions

382 membersпожаловаться на группу
2019 November 07

A

Alexey in FPGA technical questions
Max
hello guys.
Please, say about compatibility over sata 3 and m2(as i understood, m.2 uses sata express). is in phy/link/transport layers it compatible? for example : i design sata stack in xilinx ultrascale(GTH) based upon sata 3.0 specification, but i didnt know about that planned using m.2 hard disk.
I have similar situation. I didn't look m2 spec in details yet but was told by our hardware desiners that they're the same.  Will find out soon))
источник
22:08пожаловаться#1

AE

Abdalwahab Essa in FPGA technical questions
Andrew
So what log says?
Thank you sir. I have solve it the problem it had with version matlab and vivado.
источник
23:48пожаловаться#2
2019 November 09

AE

Abdalwahab Essa in FPGA technical questions
Hi everyone I have got this problem when I have to generate the system generator:

Errors occurred during netlist generation.
Error reported by S-function 'sysgen' in 'test/Gateway In':
A summary of Sysgen errors has been written to 'E:/test FPGA/test 1/test_sysgen_error.log'
источник
21:12пожаловаться#3

AE

Abdalwahab Essa in FPGA technical questions
источник
21:13пожаловаться#4

AE

Abdalwahab Essa in FPGA technical questions
источник
21:13пожаловаться#5

K

Konstantin in FPGA technical questions
Abdalwahab Essa
Did you try to read error log file?
источник
21:19пожаловаться#6
2019 November 11

Д

Даня in FPGA technical questions
Does anyone have an experience on installing Quartus on Debian? There is a trouble with libpng12-0
источник
10:44пожаловаться#7

RY

Roman Yanalov in FPGA technical questions
Даня
Does anyone have an experience on installing Quartus on Debian? There is a trouble with libpng12-0
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/quartus_install.pdf

For Ubuntu 18, libpng12 library is no longer available via the apt-getmethod. Download and install the libpng12 library from the following location:https://packages.ubuntu.com/xenial/amd64/libpng12-0/downloa
источник
10:50пожаловаться#8
2019 November 14

S

SR in FPGA technical questions
Please ping me good site or notes related to DDR [ design verification]
источник
01:43пожаловаться#9

Д

Даня in FPGA technical questions
Roman Yanalov
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/quartus_install.pdf

For Ubuntu 18, libpng12 library is no longer available via the apt-getmethod. Download and install the libpng12 library from the following location:https://packages.ubuntu.com/xenial/amd64/libpng12-0/downloa
Decided just try on Debian 9 and everything okay
When tried with deb10 advises for Ubuntu it didn’t work(
источник
10:38пожаловаться#10

RY

Roman Yanalov in FPGA technical questions
Даня
Decided just try on Debian 9 and everything okay
When tried with deb10 advises for Ubuntu it didn’t work(
Linux sometimes sucks =)
источник
10:38пожаловаться#11

M

Muhammad in FPGA technical questions
Anybody have reference design for SATA
источник
13:28пожаловаться#12
2019 November 19

D

Doka in FPGA technical questions
vitisintroductionslides1574138153170.pdf
(3.09 Мб)
Xilinx Vitis slides from today's presentation:

Bring Your Applications to Life with Vitis

#Xilinx #Vitis #HLS #FaaS #AI #Alveo #SDAccel #SDSoC
источник
20:12пожаловаться#13

Д

Даня in FPGA technical questions
Many thanks! So, basically, it is AI-specified HLS?
источник
22:09пожаловаться#14

D

Doka in FPGA technical questions
I suppose- general purposed HLS.
источник
22:13пожаловаться#15
2019 November 25

A

Alexey in FPGA technical questions
Somebody make sigma-delta converters for audio?
источник
00:04пожаловаться#16

K

Konstantin in FPGA technical questions
You would better ask your question directly
источник
00:12пожаловаться#17

A

Alexey in FPGA technical questions
i need PCM2DSD256(512) converter, now i have ak4137 - not good sound quality, on PC i use Foobar2k + SoX - sound is good, may be it is possible make on FPGA and somebody have experience for this work?
источник
13:41пожаловаться#18

K

Konstantin in FPGA technical questions
You need an rtl  IP core to make an interface between DAC and digital signal source,  did I got you correct?

Ak4137 seems to be sample rate converter,  do you need to replace only this part with fpga ?
источник
14:02пожаловаться#19

A

Alexey in FPGA technical questions
1. Correctly.
источник
14:27пожаловаться#20