Size: a a a

FPGA technical questions

2021 January 25

S

Stranger in FPGA technical questions
Thank you
источник

A

Andrew in FPGA technical questions
What kind of issues do you have? Did you try to search on forums.xilinx.com? There is a bunch of topics related to XMDA+Win10
источник
2021 January 26

A

Aleksandr in FPGA technical questions
Are ONFI 1.0 compatible with ONFI 2.0, do you know?
источник

A

Aleksandr in FPGA technical questions
This is from ONFI spec. I am not good in English. Does this mean that is compatibility support between different revisions?
источник

S

Stranger in FPGA technical questions
Andrew
What kind of issues do you have? Did you try to search on forums.xilinx.com? There is a bunch of topics related to XMDA+Win10
Thank you. I have managed to fix the driver issue. But I need to test the bidirectional pcie performance. I am still working on it.. 💪🏻
источник

K

Konstantin in FPGA technical questions
Stranger
Thank you. I have managed to fix the driver issue. But I need to test the bidirectional pcie performance. I am still working on it.. 💪🏻
Could you please, how did you solve it?
источник

S

Stranger in FPGA technical questions
Konstantin
Could you please, how did you solve it?
I am not sure if my case is same as yours. I failed to install because of xilinx window driver doesn't have digital signature. And I just force my PC restart And skip  any signature required. I will show you a link about how to skip it.
источник

S

Stranger in FPGA technical questions
источник

K

Konstantin in FPGA technical questions
Stranger
I am not sure if my case is same as yours. I failed to install because of xilinx window driver doesn't have digital signature. And I just force my PC restart And skip  any signature required. I will show you a link about how to skip it.
Yeah, I had the same issue, thank you:)
источник
2021 January 27

S

Stranger in FPGA technical questions
I have one thing that not really understand that what does bypass interface used for in XDMA...
источник

S

Stranger in FPGA technical questions
I think that user already has normal Axi ST or AXI MOM interface to access. Why need add a bypass..
источник
2021 January 28

FS

Fabiano Silos in FPGA technical questions
Are there books, articles or videos talking about how to do assertion with verilog ? (not systemverilog, but verilog)
источник
2021 January 29

A

Andrew in FPGA technical questions
afaik, assertions were added in systemverilog.  Specs IEEE1364-2001/2005 do not contain assertion description.
источник

c🦊

cleverfox 🦊 in FPGA technical questions
Can anybody explain me, can I use regular pin headers to connect cml link (3Gbit/s) between boards or I should use some kind of special connectors (I think about SATA connectors)?
источник

ДШ

Дмитрий Шведов... in FPGA technical questions
cleverfox 🦊
Can anybody explain me, can I use regular pin headers to connect cml link (3Gbit/s) between boards or I should use some kind of special connectors (I think about SATA connectors)?
No, regular pin header  work only 1 Gbit/s.
источник
2021 January 30

J

Jesus in FPGA technical questions
Hi guys, I have created an AXI4 peripheral using: Tools -> Create and package new IP -> Create AXI4 Peripheral and I would like to put an ILA or something like that to debug, is this possible?
источник

A

Alex in FPGA technical questions
What's an ILA?
источник

R

Rob in FPGA technical questions
Alex
What's an ILA?
ILA  - Integrated Logic Analyzer
источник

A

Alex in FPGA technical questions
Ahhhh okay.
источник

A

Alex in FPGA technical questions
@Jesus: Do you use Xilinx or Altera/Intel?
источник