Size: a a a

FPGA technical questions

2019 June 05

nf

nahid faraxmand in FPGA technical questions
are Hardnet courses good to register? its 1600$, does it worth?
источник

A

Andrey S in FPGA technical questions
I suppose your understanding of LTE is wrong.
источник

N

NITHESH in FPGA technical questions
Andrey S
I suppose your understanding of LTE is wrong.
I'm not talking about LTE I need to get from 200MHz to 1Ghz
источник

A

Andrey S in FPGA technical questions
What kind of FPGA?
источник

A

Andrey S in FPGA technical questions
источник

A

Andrey S in FPGA technical questions
источник

N

NITHESH in FPGA technical questions
XC 7z045
источник

Д

Даня in FPGA technical questions
NITHESH
I need to achieve 1ns clock period for LTE frame format by using FPGA
What is the speed for lte
источник

Д

Даня in FPGA technical questions
Andrey S
I suppose your understanding of LTE is wrong.
+1
источник

A

Andrey S in FPGA technical questions
So you can generate a clock about 2400 with PLL but you can use it only at CLKOUTPHY
источник

Д

Даня in FPGA technical questions
NITHESH
I need to achieve 1ns clock period for LTE frame format by using FPGA
What do you use as a transmitter?
источник

N

NITHESH in FPGA technical questions
With clocking wizard ip I can't generate 1Ghz clock output
источник

A

Andrey S in FPGA technical questions
Даня
What is the speed for lte
It is not about LTE speed, I suppose.
LTE use OFDM + QAM.
источник

A

Andrey S in FPGA technical questions
NITHESH
With clocking wizard ip I can't generate 1Ghz clock output
What FPGA?
источник

N

NITHESH in FPGA technical questions
XilinxFPGA
источник

N

NITHESH in FPGA technical questions
Virtex xc7z045
источник

A

Andrey S in FPGA technical questions
Check the datasheet, read about PLL maximums as on screenshots above
источник

Д

Даня in FPGA technical questions
Andrey S
It is not about LTE speed, I suppose.
LTE use OFDM + QAM.
By my question I mean mb/s
Just to clarify what data he clocks
Does he trying to generate carrier frequency?
источник

A

Andrey S in FPGA technical questions
No
источник

N

NITHESH in FPGA technical questions
Andrey S
Check the datasheet, read about PLL maximums as on screenshots above
I'm not using PLL by using MMCM u can't do
источник