Size: a a a

FPGA technical questions

2018 June 07

K

Kostya Goodsoul in FPGA technical questions
Just for reference. There's a table with comparison
источник

WS

Walaa Samy in FPGA technical questions
THANK U SIR SOOO MUCH 😃
источник

NK

ID:463181910 in FPGA technical questions
Interesting is it possible to find here engineer for project job/remote work?
источник

DG

Denis Gabidullin in FPGA technical questions
ID:463181910
Interesting is it possible to find here engineer for project job/remote work?
You may try :)
источник

NK

ID:463181910 in FPGA technical questions
Ok. Looking for it. Pls write pm
источник

DG

Denis Gabidullin in FPGA technical questions
ID:463181910
Ok. Looking for it. Pls write pm
Can you tell more info?
источник
2018 June 08

AG

Aleksey Golovchenko in FPGA technical questions
Walaa Samy
what is meaning of single event upsets??
Flip-flop or memory element in fpga may change state after interaction with alpha-particle
источник

AG

Aleksey Golovchenko in FPGA technical questions
Wiki article has good enough basic info https://en.m.wikipedia.org/wiki/Single_event_upset
источник

N

Nyah in FPGA technical questions
That is actually for space project and servers (ECC)
One of solution
https://en.m.wikipedia.org/wiki/Triple_modular_redundancy
источник
2018 June 09

WS

Walaa Samy in FPGA technical questions
Aleksey Golovchenko
Flip-flop or memory element in fpga may change state after interaction with alpha-particle
thank u so much but How does PR solve this problem?
источник

K

Konstantin in FPGA technical questions
Walaa Samy
thank u so much but How does PR solve this problem?
If you use 3 majority voter and SEU will switch one latch to wrong state , two others will keep right condition and result after voter will keep righ
источник
2018 June 10

s

sc0t in FPGA technical questions
Hi
источник

s

sc0t in FPGA technical questions
I'm hiring (freelance)an experimented rtl dev . Please dm me
источник

DD

Duc Dương Công in FPGA technical questions
Hi
источник

s

sc0t in FPGA technical questions
Please DM me
источник
2018 June 11

WS

Walaa Samy in FPGA technical questions
hi guys 😃
------------------------------------------------------------

Intern-4: Virtual FPGA Lab
Requirements:
• Strong motivation and desire to learn in a fast-paced high technology environment
• Basic understanding of OOP
• Good understanding of Linux and bash scripting
• Basic understanding of networking concepts such as dns, ip, dhcp,mac address,... Etc
• Previous experience with django framework is a plus
• Previous experience with Web development is a plus
• Previous experience with FPGAs and VIVADO tools is a plus
---------------------------------------------------------------
---------------------------------------------------------------
Intern-6: Machine Learning - Convolutional Neural Networks (CNNs)
Requirements:
1- Good knowledge of Python.
2- Good knowledge of HDL Languages.
3- Knowledge of ASIC flow and/or FPGA flow is a plus.
4- Familiar with machine learning and CNN.
--------------------------------------------------------------
------------------------------------------------------------------
Intern-10: RTL modeling of EEG Seizure features extraction for Epilepsy treatment
Requirements:
• Excellent Knowledge in modeling using MATLAB
• Excellent data analysis and data presentation skills
• Familiarity with machine learning techniques is a plus
- Knowledge of ASIC flow and/or FPGA flow is a plus.
--------------------------------------------------------------------
Intern-12: Seizure Prediction using Machine learning techniques
Requirements:
• Excellent Knowledge in modeling using MATLAB
• Excellent data analysis and data presentation skills
• Familiarity with machine learning techniques is a plus
- Knowledge of ASIC flow and/or FPGA flow is a plus.
-----------------------------------------------------------------------------
Intern-16: Spiking Neural Networks (SNNs)
Requirements:
- GPA > 3.0
- Good command of MATLAB and RTL
- Good knowledge of low power design techniques is a plus.
- Knowledge of ASIC flow and/or FPGA flow is a plus.
-------------------------------------------------------------------------------
источник

DD

Duc Dương Công in FPGA technical questions
What is this?
источник

DD

Duc Dương Công in FPGA technical questions
How can I apply?
источник

WS

Walaa Samy in FPGA technical questions
These are some internships and I should choose one of them ,
I would like to know a bit about each from you guys so that i can chose the one that suits me most
источник

WS

Walaa Samy in FPGA technical questions
Duc Dương Công
How can I apply?
That's going to be a bit tricky since they are in cairo 😅
источник